Skip to main content

Multi-Domain Metrology Solutions for High-Yield Hybrid Bonding Process

11:10 am - 11:30 am

As the semiconductor industry hits the physical boundaries of classic Moore’s Law scaling, advanced packaging has emerged as the primary vehicle for sustaining performance gains. Specifically, 2.5D and 3D chiplet architectures have become the foundational blueprint for modern HPC) and AI hardware designs. As traditional micro-bumps and solder bumps reach their physical limits at fine pitches, bonding for 3D chiplet must scale toward sub-micron pitch reductions to satisfy high-density interconnect demands, a breakthrough that can only be achieved by adopting hybrid copper bonding.

 

However, achieving a robust hybrid bonding process introduces a diverse set of manufacturing challenges spanning nano-scale surface preparation, thin film control, and mechanical integrity throughout the pre-bonding, bonding, and post-bonding stages. Industry experience shows that yield and reliability are highly sensitive to variations in copper recess, dielectric and metal film thickness, edge and surface topography, wafer warpage, and interfacial material properties, with nanometer-level deviations leading to voids, electrical failures, or degraded bond strength.

 

This presentation outlines how a multidisciplinary metrology approach—combining dimensional, materials, chemical, surface, and geometry measurements—provides comprehensive visibility into these critical parameters. Through selected use cases, the talk highlights how diverse metrology solutions enable tighter process windows, earlier detection of failure mechanisms, and scalable hybrid bonding for advanced packaging and heterogeneous integration roadmaps.

 

Key Technologies Covered

  • 2.5D and 3D Packaging
  • Die Stacking and Hybrid Bonding
  • Die and Wafer Warp/Bow measurement
  • Interconnects: TSVs, RDLs, and Cu Pads
  • Wafer level metrology
  • Wafer Edge Metrology
  • Spectral Interferometry
  • Optical Scatterometry
  • Plating Bath Chemistry
  • Machine-learning enhanced metrology

Featured Speakers

Dr. Chadwick Lin

Dr. Chadwick Lin

Director, Nova Ltd.

Chadwick Lin received his Master of optical electronics and Ph. D. of electronics engineering from National Taiwan University and is working in semiconductor industry almost 20 years. In 2006, he starts the career from litho OPC engineering in Nanya, then moved to Synopsys as OPC tool, ProGen, developer. Due to ASML setup D&E center in Taiwan, he was invited to join to develop YieldStar Apps tooling, D4C. After 2012, device size shrinking smaller and hotspot patterns are more challenge, so Chadwick was invited by AMAT PDC to be algorithm developer to design the ProVision and SEM to CAD functions. After ASML merged HMI, he received ASML invitation to be a reginal product marketing manager to lead the ebeam metrology tools, eP5/eP6, to engage tsmc from 2019 to 2024. From 2025, Chadwick starts his new role as Strategic Marketing Director in Nova to keep his semiconductor industrial contribution.